Abstract-Queueing theory is generally known as the theory to study the performance of queues. In this paper, we are interested in another aspect of queueing theory, the theory to construct queues via switched delay lines. We consider three types of discrete-time queues: linear compressors, non-overtaking delay lines and flexible delay lines. These three types of queues correspond to certain conditional nonblocking switches and (strict sense) nonblocking switches in switching theory. Analogous to their counterparts in switching theory, there exist multistage constructions for these three types of queues. Specifically, we develop a two-stage construction of a linear compressor and a three-stage construction of a non-overtaking delay line. Similarly, there is a three-stage construction of a flexible delay line. Moreover, a flexible delay line can also be constructed by a layered Cantor network.
I. INTRODUCTION
Queueing theory and switching theory are closely related. Queueing theory is generally known as the theory to study the performance of queues. On the other hand, switching theory is regarded as the theory to construct switches. Up to present, both queueing theory and switching theory have been studied extensively in the literature. In fact, queueing theory has been constantly applied to switching theory for analyzing the performance of switches.
In this paper, we are interested in another aspect of queueing theory, the theory to construct queues. We will show how switching theory can be applied to this aspect of queueing theory. Intuitively, a sample path of a discrete-time queue with a single input link and a single output link can be viewed as a mapping from the arrivals (at the input link) to the departures (at the output link). This is similar to the mapping that connects the inputs of a switch to the outputs of a switch. The difference is that the arrivals at a queue is progressive in time and can be infinite. On the other hand, the inputs of a switch is usually finite and they can be wrapped around (or permuted in any manner).
Despite the difference, switching theory is quite useful in constructing queues considered in this paper. There are three types of discrete-time queues in this paper: linear compressors, non-overtaking delay lines and flexible delay lines. In the queueing context, a linear compressor is a First In First Out (FIFO) queue with vacations. A non-overtaking delay line is a FIFO queue with known departure times upon arrivals. A flexible delay line is a queue with an infinite number of servers. In the switching context, a linear compressor corresponds to a conditional nonblocking switch that satisfies a certain monotone and consecutive condition. In fact, such a conditional nonblocking switch is also called a linear compressor in switching theory (see e.g., the book by Li [23] ). A non-overtaking delay line also corresponds to a conditional nonblocking switch that satisfies a monotone condition. Such a switch is called a UU (Unimodal-Unimodal) nonblocking switch in [23] . A flexible delay line corresponds to a (strict sense) nonblocking switch.
Our approaches for constructing these queues are inspired by the early works in [24] , [28] , [21] , [27] that map rearrangeable nonblocking switches to time slot interchanges. As the two-stage construction for a linear compressor in switching theory, we show that there is also a two-stage construction of a linear compressor in our setting. Moreover, via recursive expansion of the two-stage construction, one can then construct a linear compressor via a banyan type of network. Analogous to the three-stage construction of a UU nonblocking switch, we show that there is a three-stage construction of a nonovertaking delay line. This is a generalization of the two-stage construction of a non-overtaking line in our previous paper [8] . Similarly, there is a three-stage construction of a flexible delay line. Such a result is analogous to the three-stage Clos network for a nonblocking switch. It is known that the Cantor network [5] can be used for constructing a nonblocking switch with less complexity than that by the Clos network. We show that this is also the case by modifying the Cantor network to the queueing setting.
Our interest in constructing queues originates from optical packet switching. For optical packet switching, one has to
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1-4244-0222-0/06/$20.00 (c)2006 IEEE build optical queues that store optical packets. The only known way to store optical packets without converting them into other media is to direct optical packets via a set of Switches and fiber Delay Lines (SDL) so that the optical packets come out at the right place and at the right time.
There are already several papers in the literature that addressed the issues of optical queues via switched delay lines. It was first demonstrated by Karol [22] that SDL elements could be used as a buffer for a shared-memory optical packet switch. A huge project (see [6] , [7] ), called CORD (contention resolution by delay lines), was started by Chlamtac et al at Boston University. Cruz and Tsai [12] constructed a 2-to-1 FIFO multiplexer with SDL elements. Hunter, Chia and Andonovic [16] constructed a 2-to-1 FIFO multiplexer with less complexity. In [18] , SLOB (Switch with Large Optical Buffers) was proposed for the extension of optical buffered switches with N input/output ports (N ≥ 2). Varvarigos [31] proposed a "packing" and "scheduling" optical switch. Recently, Sarwate and Anantharam [29] addressed the complexity of a priority queue. For additional references of optical packet switches, we refer to the review papers [17] , [15] , [33] . For the introduction of switching theory, we refer to the books by Benes [3] , Hui [19] , Schwartz [30] , Hwang [20] , Li [23] , and references therein.
The paper is organized as follows. In Section II-A, we introduce basic definitions and prior works for linear compressors, non-overtaking delay lines, and flexible delay lines. We develop the two-stage construction for a linear compressor in Section III. We then move on to the three-stage construction of a non-overtaking delay line in Section IV. For the construction of flexible delay lines, we show the three-stage construction in Section V and the construction by the Cantor network in Section VI. The paper is concluded in Section VII, where we summarize our results and address some problems for future research.
II. BASIC DEFINITIONS AND PRIOR WORKS

A. SDL elements
In this paper, we consider fixed size packets over optical links. Assume that time in all our optical links is slotted and synchronized so that a packet can be transmitted within a time slot. Our constructions will be based on network elements that are built by optical crossbar switches and fiber delay lines. Such network elements are called Switched Delay Line (SDL) elements in the literature (see e.g., [22] , [6] , [12] , [16] , [10] ). As addressed in our previous paper [8] , a typical example of an SDL element is an optical memory cell in Figure 1 . An optical memory cell is constructed by a 2 × 2 optical crossbar switch and a fiber delay line with one time slot (unit) of delay. To write a packet to the memory cell, set the 2 × 2 crossbar switch to the "cross" state so that the packet can be directed to the fiber delay line with one time slot of delay. Once the write operation is completed, the crossbar switch is then set to the "bar" state so that the packet directed into the fiber delay line keeps circulating through the fiber delay line. To read out the information from the memory cell, set the crossbar switch to the "cross" state so that the packet in the fiber delay line can be directed to the output link. One of the most important properties of SDL elements is the following time interleaving property for scaled SDL elements in [10] . The intuition of the time interleaving property, as explained in [8] , can be easily understood by considering the scaled optical memory cell with scaling factor 2 in Figure 2 . Note that the length of the delay line in Figure 2 is twice of that in the original optical memory cell in Figure 1 . As such, every packet directed into the delay line takes two units of time to circulate back to the 2 × 2 optical crossbar switch. To operate the scaled optical memory cell with scaling factor 2, one first partitions time into even and odd numbered time slots. For the even numbered time slots, one can set the connection patterns of the 2 × 2 optical crossbar switch in the scaled SDL element according to the read/write operation for one memory cell. Similarly, for the odd numbered time slots, one can set the connection patterns of the 2 × 2 optical crossbar switch in the scaled SDL element according to the read/write operation for another memory cell.
B. Flexible and non-overtaking delay lines
In this section, we introduce the concepts of flexible delay lines and non-overtaking delay lines in [8] . 
and
In particular, if d 1 = 0, then it is called a flexible delay line with maximum delay d 2 .
A non-overtaking delay line (defined below) is a special case of a flexible delay line that do not allow a packet to overtake its previous packet. 
In particular, if 
As pointed in [8] , the name, linear compressor, originates from its counterpart for space switches (see e.g., [19] , [23] ). The condition τ a (n) ≤ τ d (n − 1) means that the n th packet arrives before the n − 1 th packet departs. If one defines a busy period of a linear compressor as the period of time that there are packets in the linear compressor, then the monotone and consecutive condition implies that the departures in a busy period are monotone and consecutive. Note that the packet that initiates a busy period can have an arbitrary delay (as long as its delay is not greater than the maximum delay).
Definition 6 (Mirror image [8]) The mirror image of an SDL element is an SDL element that reverses the direction of every link in the original SDL element. By so doing, the inputs (resp. outputs) of the original SDL element become the outputs (resp. inputs) of its mirror image.
One key property of the mirror image is the following proposition in [8] .
Proposition 7 If a sample path can be realized by an SDL element, then its time reversed sample path can also be realized by the mirror image of the SDL element.
The mirror image of a linear compressor is known as a linear decompressor defined below.
Definition 8 (Linear decompressor [8]) Suppose that the departure time of a packet is known upon its arrival. A network element with a single input link and a single output link is called a linear decompressor with the range of delay
if it realizes the set of mappings that satisfy (1) , (3) and the following inverse monotone and consecutive condition:
It is shown in [8] that a self-routing linear compressor with maximum delay 2 k − 1 can be constructed by using the 2-to-1 multiplexer with buffer 2 k −1 in [10] . As a linear decompressor is the mirror image of a linear compressor, a self-routing linear decompressor can be obtained by mirroring the 2-to-1 multiplexer in [10] . Furthermore, it is shown in [8] that a non-overtaking delay line with maximum delay d can be constructed by a concatenation of a linear compressor with maximum delay d and a linear decompressor with maximum delay d. As such, a self-routing non-overtaking delay line with maximum delay 2 k − 1 can be constructed by the 2-to-1 multiplexer with buffer 2 k − 1 in [10] and its mirror image. In the following two sections, we will generalize the results in [8] by developing multistage constructions of linear compressors and non-overtaking delay lines. We will show how they can be constructed by optical memory cells. Now we specify the operation rule for the two-stage construction. As shown in Figure 3 , let τ a (n) be the arrival time of the n th packet, τ c (n) be its departure time from the linear compressor at the first stage, and τ d (n) be its departure time.
III. A TWO-STAGE CONSTRUCTION OF
(R1) Initially, we set
Otherwise, we set τ c (n) = τ c (n − 1) + 1. Figure 3 is started from an empty system, then under (R1) the two-stage construction is a linear compressor with maximum delay BK − 1.
Theorem 9 If the network element in
Proof. According to Definition 5 for a linear compressor, we need to show that the network element in Figure 3 can realize all the mappings (or sample paths) that satisfy
In other words, if (4) and (5) hold for all n, then under the assignment rule in (R1)
where n * is the last packet that departs before the n th packet from the same time interleaved linear compressor at the second stage.
We will prove this by induction. For n = 1, we have
It is easy to see that (6) , (8) and (9) are satisfied. As the network element is started from an empty system, there is no need to check (7) and (10). Now suppose that the induction hypotheses in (6)- (10) hold up to n − 1. For the n th packet, we need to consider the following cases.
In this case, the n th packet sees an empty system. The proof is the same as the case for n = 1.
As argued for the case n = 1, it is easy to see that (6) , (8) and (9) are satisfied. Since τ a (n) > τ c (n − 1), there is no need to verify (7) .
To prove (10), let n 0 = sup{m < n : τ a (m) > τ d (m − 1)} be the index of the packet that initiates the busy period containing the n th packet. From (5), it follows that for all
As illustrated in Figure 4 , these K time interleaved linear compressors at the second stage are connected to the output link of the linear compressor at the first stage periodically with period K. If n − K ≥ n 0 , then we have from (12) that n * = n − K is the last packet that departs before the n th packet from the same time interleaved linear compressor at the second stage. As such, it follows from (12) that
On the other hand, if n − K < n 0 , then the n th packet arrives at an empty linear compressor at the second stage and there is no need to check (10) .
Thus, (7) is satisfied. Moreover,
Using the induction hypothesis for n−1 in (6) and τ
From (17) and (14), it follows that
Thus, (8) and (9) follow from the induction hypotheses for n − 1.
The argument for (10) is the same as that in Case 2.
Now we show how one constructs self-routing linear compressors by using optical memory cells. First, we show that an optical memory cell can be used as a linear compressor with maximum delay 1. When there is a packet stored in the optical memory cell, the 2×2 switch is always set to the "cross" state. When a packet arrives at the empty optical memory cell, the 2 × 2 switch is set to the "bar" state if its delay is 0 and the "cross" state if its delay is 1. As the maximum delay is 1, every packet passes through the fiber delay line with one unit of delay at most once.
With B = K = 2, we can apply Theorem 9 to construct a linear compressor with maximum delay 3 via a concatenation of an optical memory cell (at the first stage) and a scaled optical memory cell with the scaling factor 2 (at the second stage). By recursively expanding the two-stage construction in Theorem 9 with K = 2, one can construct a linear compressor with maximum delay 2 k − 1 by using a series of k scaled optical memory cells with scaling factors 2 0 , 2
(see Figure 5 (a)). As a packet passes through every fiber delay line in Figure 5 (a) at most once, one can simply use the binary representation of packet delay for self-routing. Since a linear decompressor is the mirror image of a linear compressor, one can also construct a self-routing linear decompressor with maximum delay 2 k − 1 by using a series of k scaled optical memory cells with scaling factors Figure 5(b) ). 
IV. A THREE-STAGE CONSTRUCTION OF A NON-OVERTAKING DELAY LINE
In Figure 6 , we consider a three-stage construction of a non-overtaking delay line with maximum delay BK − 1. The first stage is a linear compressor with maximum delay K − 1, the second stage is a scaled non-overtaking delay line with maximum delay B − 1 and scaling factor K, and the third stage is a linear decompressor with maximum delay K − 1.
As shown in Figure 6 , let τ a (n) be the arrival time of the n th packet, τ c (n) be the departure time of the n th packet from the linear compressor, τ b (n) be the arrival time of the n th packet at the linear decompressor, and τ d (n) be the departure time of the n th packet. In order to show that the three-stage construction in Figure 6 can be operated as a non-overtaking delay line, we need to specify τ c (n) and τ b (n) for every n.
(R2) Initially, we set
Note from (18) that
Thus, it follows from (19) and (18) that
If τ c (n − 1) < τ a (n), then we set
By so doing, we also have
Otherwise, we set
Note from (19) , (23) and (26) that we always have
is an integer multiple of K and it can be carried by the scaled non-overtaking delay line with scaling factor K in the second stage. Figure 6 is started from an empty system, then under (R2) the three-stage construction is a non-overtaking delay line with maximum delay BK − 1. Proof. We need to show that all the mappings that satisfy (1) and (3) can be realized by a concatenation of a linear compressor with maximum delay K − 1 (at the first stage), a scaled non-overtaking delay line with maximum delay B − 1 and scaling factor K (at the second stage), and a linear decompressor with maximum delay K − 1 (at the third stage). According to Definition 4 for a non-overtaking delay line, Definition 5 for a linear compressor and Definition 8 for a linear decompressor, we need to show that if for all n
Theorem 10 If the network element in
then under the assignment rule for τ c (n) and
We first show that τ (18) and (22) . On the other hand, if τ c (n − 1) ≥ τ a (n), then we have from (25) that
Next, we show by induction that
, then we also have from (22) and
On the other hand, if τ c (n − 1) ≥ τ a (n), then we have from (25) that τ c (n) = τ c (n − 1) + 1. It then follows from the induction hypothesis and
Now we use τ c (n) ≤ τ d (n) for all n to show that (32),(33) and (35) hold for all n. Note from (27) that
Thus, (33) is satisfied for all n. Moreover, we have from τ a (n) ≤ τ c (n) for all n and (28) that
Thus, (32) is also satisfied for all n. Furthermore,
This shows that (35) is also satisfied for all n. We will prove the other four conditions, i.e., (30) , (31), (34) and (36), by induction on n. For n = 1, it follows from (18) and (28) that (30) holds trivially. As this is the first packet, there is no need to verify (31), (34) and (36). Now suppose that the induction hypotheses in (30) , (31), (34) and (36) hold up to n − 1. For the n th packet, we need to consider the following two cases. Case 1 τ a (n) > τ c (n − 1): In this case, the assignments for τ c (n) and τ b (n) are the same as those for n = 1. As such, (30) holds accordingly. Since τ a (n) > τ c (n−1), there is no need to verify (31) . Also, in view of τ
there is no need to verify (36). In conjunction with τ
In this case, we have from (25) that τ c (n) = τ c (n − 1) + 1. Thus, (31) is satisfied. Moreover, using the induction hypothesis for n − 1 in (30) and the fact that τ a (n) ≥ τ a (n − 1) + 1 yields
. To see (34) , note from (25) and (29) that
It then follows from (27) and (25) that
It remains to verify (36). If τ
Thus, we have τ
For the special case that B = 1, the second stage can be omitted. Thus, the three-stage construction of a non-overtaking delay line in Theorem 10 is a generalization of the two-stage construction in [8] . As we have shown how one constructs self-routing linear compressors and decompressors by optical memory cells in Section III, it is quite straightforward to apply Theorem 10 to construct a self-routing non-overtaking delay line by a concatenation of scaled optical memory cells. As pointed out in [8] , one can further construct buffered multiplexers in [10] , [9] by non-overtaking delay lines.
V. A THREE-STAGE CONSTRUCTION OF A FLEXIBLE DELAY
LINE
In Figure 7 , we show a construction of a flexible delay line with the range of delay
It is a combination of three parallel three-stage constructions. In each three-stage construction, there is a flexible delay line with maximum delay K − 1 (at the first stage), a scaled flexible delay line with maximum delay B − 1 and scaling factor K (at the second stage), and a flexible delay line with maximum delay K −1 (at the third stage). These three parallel three-stage constructions are joined by a 1×3 switch at the beginning and a 3×1 switch at the end. The 1 × 3 switch acts as a 1-to-3 demultiplexer so that an arriving packet can choose its path from one of the three three-stage constructions. The departures from these three three-stage constructions are then multiplexed by the 3× 1 switch at the end.
Theorem 11 The three-stage construction in Figure 7 is a flexible delay line with the range of delay
Proof. The proof for Theorem 11 is quite similar to that for the classical three-stage nonblocking Clos networks [11] . We will show for each arriving packet, there is a non-conflicting path from the input to the output. Consider the n th packet. Let τ a (n) be the arrival time of the n th packet and τ d (n) be the departure time of the n th packet. Suppose that the delay of the n th packet, denoted by d, is in the range
Then we claim that the number of feasible paths for the n th packet to go through one of the three three-stage constructions is K. To see this, note that one can choose 0 ≤ d 1 ≤ K − 1 to be the delay at the flexible delay line with maximum delay K − 1 at the first stage. Once d 1 is chosen, there is a unique way to determine the delay at the second stage and the delay at the third stage (as the delay at the second stage must be an integer multiple of K). Specifically, the delay at the third stage is ((d − d 1 ) mod K) and the delay at the second stage is As there are three parallel constructions, the total number of feasible paths for the n th packet to go through the network element is 3K. The only places that the n th packet might collide with others are the three output links of the first stage and the three input links of the third stage. As the first stage (in all the three-stage constructions) is a flexible delay line with maximum delay K − 1, those packets that might collide with the n th packet at the output links of the first stage must
. These packets will use at most K − 1 paths among the 3K feasible paths for the n th packet. On the other hand, those packets that might collide with the n th packet at the three input links of the third
. Similarly, these packets use at most another 2(K − 1) paths among the 3K feasible paths for the n th packet. Thus, there is at least one non-conflicting path for the n th packet.
Unlike the classical nonblocking Clos networks, the construction in Figure 7 cannot accommodate for the packets with delay smaller than K −1. This is because there are not enough feasible paths for those packets with short delay. For instance, for a packet with delay 0, there are only three feasible paths.
To construct a flexible delay line with maximum delay BK − 1, one can simply add a flexible delay line with maximum delay K −1 parallel to the three three-stage constructions (see Figure 8) . By so doing, those packets with delay smaller than K −1 can be routed through the added flexible delay line with maximum delay K − 1.
We note that one may construct a flexible delay line with maximum delay K − 1 by a concatenation of K − 1 optical memory cells (all with one unit of delay). This is because an optical memory cell can be used for storing one packet. When a packet arrives, we may store that packet in an optical memory cell until its departure time. As the maximum delay is K − 1, there are at most K − 1 packets that need to be stored at the same time.
To compute the construction complexity, let H(B) be the number of 2 × 2 switches needed for a flexible delay line with maximum delay B using the construction in Figure 8 . Note that a 1×3 switch (and a 3×1 switch) can be implemented by two 2 × 2 switches. Clearly, we have the following recursive equation:
Letting B = K yields
If we use B − 1 optical memory cells to construct all the ten (scaled or unscaled) flexible delay lines with maximum delay B − 1, we can construct a flexible delay line with maximum delay B 2 − 1 by using 10B − 4 2 × 2 switches. By recursive expansion of (40), one can construct a flexible delay line with maximum delay B with O((log B) γ ) 2 × 2 switches, where γ = log 2 10 ≈ 3.321928.
VI. CONSTRUCTIONS OF FLEXIBLE DELAY LINES BY CANTOR NETWORKS
Instead of using only three parallel three-stage constructions in the previous section, one may consider a combination of multiple multistage constructions as in the Cantor Network [5] for a nonblocking switch. First, we consider a multistage network element constructed by a concatenation of 2k − 1 scaled optical memory cells. The scaling factor at the j th stage is 2 j−1 for j = 1, 2, . . . , k and the scaling factor at the j th stage is 2 2k−1−j for j = k + 1, . . . , 2k − 1. Such a network element is called a Benes time slot interchange as it can be used for realizing a 2 k ×2 k Benes time slot interchange (see e.g., [24] , [27] , [8] Proof. The proof for Theorem 12 is quite similar to the proof for showing that Cantor networks are non-blocking switches (see e.g., [19] ). Consider the n th packet. Let τ a (n) be its arrival time and τ d (n) be its departure time. Suppose that the delay of the n th packet, denoted by d, is in the range
First, we claim that the total number of feasible paths for the n th packet is m2 k−1 . To show this, it suffices to argue that the total number of feasible paths through a particular Benes time slot interchange is 2 k−1 . Let d 1 be the delay to the input link of the k th stage of a particular Benes time slot interchange. As each delay line can be traversed at most once, we have
Once d 1 is chosen, the path to the input link of the k th stage is uniquely determined by the binary representation of d 1 . On the other hand, since 2 Let S 1 be the set of feasible paths for the n th packet from the input of the Cantor network to the m input links of the optical memory cells at the k th stage. As argued in the previous paragraph, each path in S 1 corresponds to a feasible path from the input to the output. Thus, we have
Moreover, the delay of a path in S 1 is between 0 and 2 k−1 − 1. As such, these paths in S 1 might be in conflict with those packets that arrive during τ
. Now we claim that the maximum number of paths in S 1 that are in conflict with the packet arriving at τ a (n) − 1 is at most 2 k−2 . First, note that the packet that arrives at τ a (n) − 1 might be in conflict with the n th packet at various stages (from 2 to k). However, the worst case that results in the maximum number of conflicting paths is to have a conflict at the earliest stage, i.e., the second stage. To achieve this, suppose that the packet that arrives at τ a (n)−1 is delayed by 1 to the input link of the k th stage in one of the m Benes time slot interchanges. In this case, if the n th packet would still like to use the same Benes time slot interchange, it cannot be delayed by 0 at the first stage. As the number of paths for that Benes time slot interchange with delay 0 at the first stage is 2 k−2 , the number of conflicting paths in this case is 2 k−2 . In general, the maximum number of paths in S 1 that are in conflict with the packet arriving at τ a (n) − s for some
. This is because the earliest conflict can only occur at the input link of the j th stage of a Benes time slot interchange (as the maximum delay for the n th packet to be at the input link of the (j − 1) th stage is 2 j−2 − 1). As such, the maximum number of paths in S 1 that are in conflict with those packets arriving during [τ
Hence, the maximum number of paths that are in conflict with those packets arrive
. Define a reachable path as a feasible path that is not conflicting with other packets (ahead of the n th packet). Let S 1 be the set of reachable paths for the n th packet from the input link of the Cantor network to the m input links of the optical memory cells at the k th stage. Clearly, we have
Similarly, one can define S 2 (resp.S 2 ) to be the set of feasible (resp. reachable) paths for the n th packet from the output of the Cantor network to the m output links of the k th stage. As the Cantor network is symmetric (its mirror image is itself), we also know that |S 2 | = m2 k−1 . Moreover, these paths in S 2 might be in conflict with those packets that depart during
Analogous to the argument used in the previous paragraph, one can show that the maximum number of paths that are in conflict with those packets departing during
Similarly, the maximum number of paths that are in conflict with those packets departing during [τ
If m ≥ 3 2 k, it then follows from (41) and (42) that
Since the total number of feasible paths for the n th packet is m2 k−1 , it follows from (43) that there must be at least one feasible path that is in the intersection ofS 1 andS 2 . Thus, there must be a reachable path from the input of the Cantor network to the output of the Cantor network.
As discussed in the previous section, there are not enough feasible paths for packets with short delay, especially in the middle stages of the Cantor network. To construct a flexible delay line with maximum delay 2 k − 1, one may simply add a flexible delay line with maximum delay 2 k−1 − 1 parallel to the ( Since the number of 2 × 2 switches in the (
, recursively expanding such a construction yields a flexible delay line with maximum delay 2 k − 1 that needs O(k 3 ) 2 × 2 switches. Here we propose a better alternative to solve the problem for packets with short delay. The idea is to add redundancy to each Benes time slot interchange so that packets with short delay can bypass the middle stages. As illustrated in Figure 10 , we consider a "layered" (m, k)-Cantor network by inserting a 1×2 switch before the optical memory cell at the j th stage for j = 1, 2, . . . , k −1 and a 2×1 switch after the optical memory cell at the j th stage for j = k + 1, k + 2, . . . , 2k − 1. In addition to these, we add another scaled optical memory cell with scaling factor 2 j−1 at the j th stage, j = 1, 2, . . . , k − 1. For the newly added optical memory cell at the j th stage, its input link is connected to the upper output link of the 1 × 2 switch before the optical memory cell at the j th stage, and its output link is connected to the upper input link of the 2 × 1 switch after the optical memory cell at the 2k − j th stage. For a packet with delay between 2 j−1 − 1 and 2 j − 1, j = 1, 2, . . . , k − 1, it is then routed through the newly added optical memory cell at the j th stage. This is equivalent to embedding an (m, j)-Cantor network, j = 1, 2, . . . , k − 1, inside the layered (m, k)-Cantor network. By so doing, a packet with the delay ranging between 2 j−1 − 1 and 2 j − 1 can be routed by the embedded (m, j)-Cantor network. This is stated in the following corollary. Proof. It suffices to show that a packet with the delay ranging between 2 j−1 − 1 and 2 j − 1 can be routed by the embedded (m, j)-Cantor network. The argument for this is exactly the same as that in the proof of Theorem 12. Note that the number of 2 × 2 switches in the layered ( 
VII. CONCLUSIONS
With the help from the classical switching theory, in this paper we developed mathematical theory for multistage constructions of linear compressors, non-overtaking delay lines and flexible delay lines. In Section III, we showed that there is a two-stage construction of a linear compressor. Via recursive expansion of the two-stage construction, one can then construct a linear compressor via a series of scaled optical memory cells. In Section IV, we showed that there is a three-stage construction of a non-overtaking delay line. This is a generalization of the two-stage construction for a nonovertaking line in [8] . In Section V, we showed that there is a three-stage construction of a flexible delay line. Such a result is analogous to the three-stage Clos network for a nonblocking switch. We used the Cantor network in Section VI to construct a flexible delay line. The complexity for constructing a flexible delay line by the Cantor network is less than that by the threestage construction.
There are some research problems that need further investigation. We have shown that one can construct a flexible delay line with maximum delay B by using O ((log B) 2 ) 2 × 2 switches. Is it possible to construct a flexible delay line with O(log B) complexity? For this, one might look into the expanders in [26] , [25] , [1] , [13] , [27] . In the classical switching theory, one might construct a nonblocking switch by sorting, e.g., the Batcher-banyan networks [2] . How can we construct a "sorting line" so that overtaking can be avoided? If this is feasible, then a flexible delay line can be constructed by a concatenation of a "sorting line" and a non-overtaking delay line.
